

04-28-00

EL46567 6034

A

Please type a plus sign (+) inside this box → ☐PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. MI22-1427

First Inventor or Application Identifier Zhiping Yin

Title Circuitry and Gate Stacks (As Amended)

Express Mail Label No. EL465676034US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ * Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original and a duplicate for fee processing)
2. ☒ Specification [Total Pages 21] 1
(preferred arrangement set forth below)
- Descriptive title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 3] 1
4. Oath or Declaration [Total Pages 5] 1
a. ☐ Newly executed (original or copy)
b. ☒ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 16 completed)
i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting
inventor(s) named in the prior application,
see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
a. ☐ Computer Readable Copy
b. ☐ Paper Copy (identical to computer copy)
c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. ☐ Assignment Papers (cover sheet & document(s))
8. ☐ 37 C.F.R. § 3.73(b) Statement ☐ Power of Attorney
(when there is an assignee)
9. ☐ English Translation Document (if applicable)
10. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
11. ☒ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
13. ☐ * Small Entity Statement(s) ☐ Statement filed in prior application
(PTO/SB/09-12) Status still proper and desired
14. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
15. ☐ Other:

*** NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).****16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:**☐ Continuation ☒ Divisional ☐ Continuation-in-part (CIP) of prior application No. 09/146,842
Prior application information: Examiner B. Smith Group / Art Unit 2824**For CONTINUATION or DIVISIONAL APPS only:** The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.**17. CORRESPONDENCE ADDRESS**☒ Customer Number or Bar Code Label

021567

or ☐ Correspondence address below

(Insert Customer No. or Attach bar code label here)

Name					
Address					
City		State		Zip Code	
Country		Telephone		Fax	

Name (Print/Type)	David G. Latwesen, Ph.D.	Registration No. (Attorney/Agent)	40,045
Signature		Date	9/26/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No. 09/146,842
 Priority Filing Date September 3, 1998
 Inventor Zhiping Yin et al.
 Assignee Micron Technology, Inc.
 Priority Group Art Unit 2824
 Priority Examiner B. Smith
 Attorney's Docket No. MI22-1427
 Title: Circuitry and Gate Stacks (As Amended)

PRELIMINARY AMENDMENT

To: Assistant Commissioner for Patents
 Washington, D.C. 20231

 From: David G. Latwesen, Ph.D. (Tel. 509-624-4276; Fax 509-838-3424)
 Wells, St. John, Roberts, Gregory & Matkin P.S.
 601 W. First Avenue, Suite 1300
 Spokane, WA 99201-3828

AMENDMENTSIn the Specification

Replace the title with --Circuitry and Gate Stacks--.

At p. 1, before the "Technical Field" section, insert the following:

--RELATED PATENT DATA

This patent resulted from a divisional application of U.S. Patent
 Application Serial No. 09/146,842, filed September 3, 1998.--

Amended Claims

Please cancel claims 1-22.

28. (Once Amended) The [circuitry] gate stack of claim 27 wherein the layer comprising silicon, nitrogen and oxygen comprises $\text{Si}_x\text{N}_y\text{O}_z\text{:H}$, wherein x is from 0.39 to 0.65, y is from 0.02 to 0.56, and z is from 0.05 to 0.33.

29. (Once Amended) The [circuitry] gate stack of claim 27 wherein the layer comprising silicon, nitrogen and oxygen physically contacts the metal silicide layer.


30. (Once Amended) The [circuitry] gate stack of claim 27 wherein the silicon nitride layer physically contacts the layer comprising silicon, nitrogen and oxygen.

31. (Once Amended) The [circuitry] gate stack of claim 27 wherein the silicon nitride layer physically contacts the layer comprising silicon, nitrogen and oxygen, and the layer comprising silicon, nitrogen and oxygen physically contacts the metal silicide layer.

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23

Claims 23-31 are pending in the application.

Dated: 4/26/07

By: 
David G. Latwesen, Ph.D.
Reg. No. 38,533

SEMICONDUCTOR PROCESSING METHODS, SEMICONDUCTOR CIRCUITRY, AND GATE STACKS

TECHNICAL FIELD

The invention pertains to methods of forming and utilizing antireflective materials. The invention also pertains to semiconductor processing methods of forming stacks of materials, such as, for example, gate stacks.

BACKGROUND OF THE INVENTION

Semiconductor processing methods frequently involve patterning layers of materials to form a transistor gate structure. Fig. 1 illustrates a semiconductive wafer fragment 10 at a preliminary step of a prior art gate structure patterning process. Semiconductive wafer fragment 10 comprises a substrate 12 having a stack 14 of materials formed thereover. Substrate 12 can comprise, for example, monocrystalline silicon lightly doped with a p-type background dopant. To aid in interpretation of the claims that follow, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate"

1 refers to any supporting structure, including, but not limited to, the
2 semiconductive substrates described above.

3 Stack 14 comprises a gate oxide layer 16, a polysilicon layer 18,
4 a metal silicide layer 20, an oxide layer 22, a nitride layer 24, an
5 antireflective material layer 26, and a photoresist layer 28. Gate oxide
6 layer 16 can comprise, for example, silicon dioxide, and forms an
7 insulating layer between polysilicon layer 18 and substrate 12.
8 Polysilicon layer 18 can comprise, for example, conductively doped
9 polysilicon, and will ultimately be patterned into a first conductive
10 portion of a transistor gate.

11 Silicide layer 20 comprises a metal silicide, such as, for example,
12 tungsten silicide or titanium silicide, and will ultimately comprise a
13 second conductive portion of a transistor gate. Prior to utilization of
14 silicide layer 20 as a conductive portion of a transistor gate, the silicide
15 is typically subjected to an anneal to improve crystallinity and
16 conductivity of the silicide material of layer 20. Such anneal can
17 comprise, for example, a temperature of from about 800°C to about
18 900°C for a time of about thirty minutes with a nitrogen (N₂) purge.

19 If silicide layer 20 is exposed to gaseous forms of oxygen during
20 the anneal, the silicide layer can become oxidized, which can adversely
21 effect conductivity of the layer. Accordingly, oxide layer 22 is
22 preferably provided over silicide layer 20 prior to the anneal. Oxide
23 layer 22 can comprise, for example, silicon dioxide. Another purpose

1 of having oxide layer 22 over silicide layer 20 is as an insulative layer
2 to prevent electrical contact of silicide layer 20 with other conductive
3 layers ultimately formed proximate silicide layer 20.

4 Nitride layer 24 can comprise, for example, silicon nitride, and is
5 provided to further electrically insulate conductive layers 18 and 20 from
6 other conductive layers which may ultimately be formed proximate
7 layers 18 and 20. Nitride layer 24 is a thick layer (a typical thickness
8 can be on the order of several hundred, or a few thousand Angstroms)
9 and can create stress on underlying layers. Accordingly, another
10 function of oxide layer 22 is to alleviate stress induced by nitride
11 layer 24 on underlying layers 18 and 20.

12 Antireflective material layer 26 can comprise, for example, an
13 organic layer that is spun over nitride layer 24. Alternatively, layer 26
14 can be a deposited inorganic antireflective material, such as, for
15 example, $\text{Si}_x\text{O}_y\text{N}_z\text{H}$, wherein x is from 0.39 to 0.65, y is from 0.02 to
16 0.56, and z is from 0.05 to 0.33. In practice the layer can be
17 substantially inorganic, with the term "substantially inorganic" indicating
18 that the layer can contain a small amount of carbon (less than 1% by
19 weight). Alternatively, if, for example, organic precursors are utilized,
20 the layer can have greater than or equal to 1% carbon, by weight.

21 Photoresist layer 28 can comprise either a positive or a negative
22 photoresist. Photoresist layer 28 is patterned by exposing the layer to
23 light through a masked light source. The mask contains clear and

1 opaque features defining a pattern to be created in photoresist layer 28.
2 Regions of photoresist layer 28 which are exposed to light are made
3 either soluble or insoluble in a solvent. If the exposed regions are
4 soluble, a positive image of the mask is produced in photoresist
5 layer 28 and the resist is termed a positive photoresist. On the other
6 hand, if the non-radiated regions are dissolved by the solvent, a
7 negative image results, and the photoresist is referred to as a negative
8 photoresist.

9 A difficulty that can occur when exposing photoresist layer 28 to
10 radiation is that waves of the radiation can propagate through
11 photoresist 28 to a layer beneath the photoresist and then be reflected
12 back up through the photoresist to interact with other waves of the
13 radiation which are propagating through the photoresist. The reflected
14 waves can constructively and/or destructively interfere with the other
15 waves to create periodic variations of light intensity within the
16 photoresist. Such variations of light intensity can cause the photoresist
17 to receive non-uniform doses of energy throughout its thickness. The
18 non-uniform doses can decrease the accuracy and precision with which
19 a masked pattern is transferred to the photoresist. Antireflective
20 material 26 is provided to suppress waves from reflecting back into
21 photoresist layer 28. Antireflective layer 26 comprises materials which
22 absorb and/or attenuate radiation and which therefore reduce or
23 eliminate reflection of the radiation.

1 Fig. 2 shows semiconductive wafer fragment 10 after photoresist
2 layer 28 is patterned by exposure to light and solvent to remove
3 portions of layer 28.

4 Referring to Fig. 3, a pattern from layer 28 is transferred to
5 underlying layers 16, 18, 20, 22, 24, and 26 to form a patterned
6 stack 30. Such transfer of a pattern from masking layer 28 can occur
7 by a suitable etch, such as, for example, a plasma etch utilizing one or
8 more of Cl, HBr, CF₄, CH₂F₂, He, and NF₃.

9 After the patterning of layers 16, 18, 20, 22, 24 and 26, layers 28
10 and 26 can be removed to leave a patterned gate stack comprising
11 layers 16, 18, 20, 22, and 24.

12 A continuing goal in semiconductor wafer fabrication technologies
13 is to reduce process complexity. Such reduction can comprise, for
14 example, reducing a number of process steps, or reducing a number of
15 layers utilized in forming a particular semiconductor structure.
16 Accordingly, it would be desirable to develop alternative methods of
17 forming patterned gate stacks wherein fewer steps and/or layers are
18 utilized than those utilized in the prior art embodiment described with
19 reference to Figs. 1-3.

SUMMARY OF THE INVENTION

In one aspect, the invention encompasses a semiconductor processing method. A metal silicide layer is formed over a substrate. An antireflective material layer is chemical vapor deposited in physical contact with the metal silicide layer. A layer of photoresist is applied over the antireflective material layer and patterned photolithographically.

In another aspect, the invention encompasses a gate stack forming method. A polysilicon layer is formed over a substrate. A metal silicide layer is formed over the polysilicon layer. An antireflective material layer is deposited over the metal silicide layer. A silicon nitride layer is formed over the antireflective material layer and a layer of photoresist is formed over the silicon nitride layer. The layer of photoresist is photolithographically patterned to form a masking layer from the layer of photoresist. A pattern is transferred from the masking layer to the silicon nitride layer, antireflective material layer, metal silicide layer and polysilicon layer to pattern the silicon nitride layer, antireflective material layer, metal silicide layer and polysilicon layer into a gate stack.

In yet another aspect, the invention encompasses a gate stack comprising a polysilicon layer over a semiconductive substrate. The gate stack further comprises a metal silicide layer over the polysilicon layer, and a layer comprising silicon, oxygen and nitrogen over the metal

1 silicide. Additionally, the gate stack comprises a silicon nitride layer
2 over the layer comprising silicon, oxygen and nitrogen.

3 4 **BRIEF DESCRIPTION OF THE DRAWINGS**

5 Preferred embodiments of the invention are described below with
6 reference to the following accompanying drawings.

7 Fig. 1 is a fragmentary, diagrammatic, cross-sectional view of a
8 semiconductive wafer fragment at a preliminary processing step of a
9 prior art process.

10 Fig. 2 is a view of the Fig. 1 wafer fragment at a prior art
11 processing step subsequent to that of Fig. 1.

12 Fig. 3 is a view of the Fig. 1 wafer fragment at a prior art
13 processing step subsequent to that of Fig. 2.

14 Fig. 4 is a fragmentary, diagrammatic, cross-sectional view of a
15 semiconductive wafer fragment at a preliminary processing step of a
16 method of the present invention.

17 Fig. 5 is a view of the Fig. 4 wafer fragment at a processing step
18 subsequent to that of Fig. 4.

19 Fig. 6 is a view of the Fig. 4 wafer fragment at a processing step
20 subsequent to that of Fig. 5.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

An embodiment encompassed by the present invention is described with reference to Figs. 4-6. In describing the embodiment of Figs. 4-6, similar numbering to that utilized above in describing the prior art processing of Figs. 1-3 will be used, with differences indicated by the suffix "a", or by different numerals.

Referring to Fig. 4, a semiconductive wafer fragment 10a is illustrated at a preliminary processing step. Wafer fragment 10a, like the wafer fragment 10 of Figs. 1-3, comprises a substrate 12, a gate oxide layer 16, a polysilicon layer 18, and a silicide layer 20. However, in contrast to the prior art processing described above with reference to Figs. 1-3, a layer 50 comprising silicon, nitrogen, and oxygen is formed over silicide 20, and in the shown preferred embodiment is formed in physical contact with silicide layer 20. Layer 50 thus replaces the oxide layer 22 of the prior art embodiment of Figs. 1-3.

Layer 50 is preferably formed by chemical vapor deposition (CVD). Layer 50 can be formed by, for example, CVD utilizing SiH_4 and N_2O as precursors, in a reaction chamber at a temperature of about 400°C . Such deposition can be performed either with or without a plasma being present within the reaction chamber. Exemplary

1 conditions for depositing layer 50 include flowing SiH_4 into a plasma-
2 enhanced CVD chamber at a rate of from about 40 standard cubic
3 centimeters per minute (SCCM) to about 300 SCCM (preferably
4 about 80 SCCM), N_2O at a rate of from about 80 SCCM to about
5 600 SCCM (preferably about 80 SCCM), He at a rate from about
6 1300 SCCM to about 2500 SCCM (preferably about 2200 SCCM), with
7 a pressure within the chamber of from about 4 Torr to about 6.5 Torr,
8 and a power to the chamber of from about 50 watts to about 200 watts
9 (preferably about 100 watts).

10 The above-described exemplary conditions can further include
11 flowing nitrogen gas (N_2) into the reaction chamber at a rate of from
12 greater than 0 SCCM to about 300 SCCM, and preferably at a rate of
13 about 200 SCCM, and/or flowing NH_3 into the reaction chamber at a
14 rate of from greater than 0 SCCM to about 100 SCCM.

15 An exemplary composition of layer 50 is $\text{Si}_x\text{N}_y\text{O}_z\text{:H}$, wherein $x=0.5$,
16 $y=0.37$, and $z=0.13$. The relative values of x , y , z and the hydrogen
17 content can be adjusted to alter absorbance characteristics of the
18 deposited material. Layer 50 preferably has a thickness of from about
19 250\AA to about 650\AA .

20 Layer 50 is preferably provided over silicide layer 20 before
21 annealing layer 20. Layer 50 thus provides the above-described function
22 of oxide layer 22 (described with reference to Figs. 1-3) of protecting
23

1 silicide layer 20 from exposure to gaseous oxygen during annealing of
2 the silicide layer.

3 A silicon nitride layer 24 is formed over layer 50, and can be in
4 physical contact with layer 50. As discussed above in the background
5 section of this disclosure, silicon nitride layer 24 can exert stress on
6 underlying layers. Accordingly, layer 50 can serve a function of prior
7 art silicon dioxide layer 22 (discussed with reference to Figs. 1-3) of
8 alleviating such stress from adversely impacting underlying conductive
9 layers 20 and 18. Silicon nitride layer 24 can be formed over layer 50
10 either before or after annealing silicide layer 20.

11 A photoresist layer 28 is formed over silicon nitride layer 24. In
12 contrast to the prior art embodiment discussed with reference to
13 Figs. 1-3, there is no antireflective material layer formed between silicon
14 nitride layer 24 and photoresist layer 28. Instead, layer 50 is preferably
15 utilized to serve the function of an antireflective material. Specifically,
16 nitride layer 24 is effectively transparent to radiation utilized in
17 patterning photoresist layer 28. Accordingly, radiation which penetrates
18 photoresist layer 28 will generally also penetrate silicon nitride layer 24
19 and thereafter enter layer 50. Preferably, the stoichiometry of silicon,
20 oxygen and nitrogen of layer 50 is appropriately adjusted to cancel
21 radiation reaching layer 50 from being reflected back into photoresist
22 layer 28. Such adjustment of stoichiometry can be adjusted with routine
23 experimentation utilizing methods known to persons of ordinary skill in

1 the art. Another way of describing the adjustment of layers 24 and 50
2 is that layers 24 and 50 can be tuned in thickness (by adjusting
3 thickness of one or both of layers 24 and 50) and stoichiometry (by
4 adjusting a stoichiometry of layer 50) such that reflection back into an
5 overlying layer of photoresist is minimized.

6 Referring to Fig. 5, photoresist layer 28 is patterned to form a
7 patterned mask over a stack 60 comprising layers 16, 18, 20, 50 and 24.

8 Referring to Fig. 6, a pattern from photoresist layer 28 is
9 transferred to stack 60 (Fig. 5) to form a patterned gate stack 70
10 comprising layers 16, 18, 20, 50 and 24. Such transfer of a pattern
11 from layer 28 can be accomplished by, for example, a plasma etch
12 utilizing one or more of Cl, HBr, CF₄, CH₂F₂, He and NF₃. Photoresist
13 layer 28 can then be removed from over gate stack 70. Subsequently,
14 source and drain regions can be implanted adjacent the gate stack, and
15 sidewall spacers can be provided over sidewalls of the gate stack to
16 complete construction of a transistor gate from gate stack 70.

17 The method of the present invention can reduce complexity
18 relative to the prior art gate stack forming method described above with
19 reference to Figs. 1-3. Specifically, the method of the present invention
20 can utilize a single layer (50) to accomplish the various functions of
21 protecting silicide during annealing, reducing stress from an overlying
22 silicon nitride layer, and alleviating reflections of light during
23 photolithographic processing of an overlying photoresist layer.

1 Accordingly, the method of the present invention can eliminate an entire
2 layer (antireflective layer 26 of Figs. 1-3) relative to the prior art
3 process described with reference to Figs. 1-3. Such elimination of a
4 layer also eliminates fabrication steps associated with forming and
5 removing the layer. Accordingly, methods encompassed by the present
6 invention can be more efficient semiconductor fabrication processes than
7 prior art methods.

8 In compliance with the statute, the invention has been described
9 in language more or less specific as to structural and methodical
10 features. It is to be understood, however, that the invention is not
11 limited to the specific features shown and described, since the means
12 herein disclosed comprise preferred forms of putting the invention into
13 effect. The invention is, therefore, claimed in any of its forms or
14 modifications within the proper scope of the appended claims
15 appropriately interpreted in accordance with the doctrine of equivalents.
16
17
18
19
20
21
22
23

CLAIMS:

1. A semiconductor processing method comprising:
forming a metal silicide layer over a substrate;
depositing a layer comprising silicon, nitrogen and oxygen over the metal silicide layer; and
while the layer comprising silicon, nitrogen and oxygen is over the metal silicide layer, annealing the metal silicide layer.

2. The method of claim 1 wherein the layer comprising silicon, nitrogen and oxygen comprises $\text{Si}_x\text{N}_y\text{O}_z\text{:H}$, wherein x is from 0.39 to 0.65, y is from 0.02 to 0.56, and z is from 0.05 to 0.33.

3. The method of claim 2 further comprising forming a layer of silicon nitride over the layer comprising silicon, nitrogen, oxygen and hydrogen.

4. The method of claim 2 further comprising forming a layer of silicon nitride over the layer comprising silicon, nitrogen, oxygen and hydrogen before the annealing.

5. The method of claim 1 wherein the depositing comprises chemical vapor deposition.

1 6. The method of claim 1 further comprising forming a layer
2 of silicon nitride over the layer comprising silicon, nitrogen and oxygen.

3
4 7. The method of claim 1 further comprising forming a layer
5 of silicon nitride over the layer comprising silicon, nitrogen and oxygen
6 before the annealing.

7
8 8. A semiconductor processing method comprising:
9 forming a metal silicide layer over a substrate;
10 depositing a layer comprising silicon, nitrogen and oxygen over the
11 metal silicide layer; and
12 forming a layer of silicon nitride over the layer of silicon,
13 nitrogen and oxygen.

14
15 9. The method of claim 8 wherein the layer comprising silicon,
16 nitrogen and oxygen comprises $\text{Si}_x\text{N}_y\text{O}_z\text{:H}$, wherein x is from 0.39 to
17 0.65, y is from 0.02 to 0.56, and z is from 0.05 to 0.33.

18
19 10. The method of claim 8 wherein the depositing comprises
20 chemical vapor deposition.

11. A semiconductor processing method comprising:
forming a metal silicide layer over a substrate;
chemical vapor depositing an antireflective material layer in
physical contact with the metal silicide;
forming a layer of photoresist over the antireflective material
layer; and
photolithographically patterning the layer of photoresist.

12. The method of claim 11 wherein the deposited antireflective
material layer comprises silicon, nitrogen and oxygen.

13. The method of claim 11 wherein the deposited antireflective
material layer comprises silicon, nitrogen, oxygen and hydrogen.

14. The method of claim 11 further comprising forming a silicon
nitride layer over the deposited antireflective material layer, and wherein
the layer of photoresist is formed over the silicon nitride layer.

1 15. A gate stack forming method, comprising:
2 forming a polysilicon layer over a substrate;
3 forming a metal silicide layer over the polysilicon layer;
4 depositing an antireflective material layer over the metal silicide
5 layer;
6 forming a silicon nitride layer over the antireflective material
7 layer;
8 forming a layer of photoresist over the silicon nitride layer;
9 photolithographically patterning the layer of photoresist to form
10 a patterned masking layer from the layer of photoresist; and
11 transferring a pattern from the patterned masking layer to the
12 silicon nitride layer, antireflective material layer, metal silicide layer and
13 polysilicon layer to pattern the silicon nitride layer, antireflective
14 material layer, metal silicide layer and polysilicon layer into a gate
15 stack.

16
17 16. The method of claim 15 further comprising, while the
18 antireflective layer is over the metal silicide layer, annealing the metal
19 silicide layer

20
21 17. The method of claim 15 wherein the depositing comprises
22 chemical vapor deposition.
23

1 18. The method of claim 15 wherein the deposited antireflective
2 material layer comprises silicon, nitrogen, oxygen and hydrogen.

3
4 19. The method of claim 15 wherein the deposited antireflective
5 material layer comprises silicon, nitrogen and oxygen.

6
7 20. The method of claim 19 wherein the layer comprising
8 silicon, nitrogen and oxygen physically contacts the metal silicide layer.

9
10 21. The method of claim 19 wherein the silicon nitride layer
11 physically contacts the layer comprising silicon, nitrogen and oxygen.

12
13 22. The method of claim 19 wherein the silicon nitride layer
14 physically contacts the layer comprising silicon, nitrogen and oxygen, and
15 the layer comprising silicon, nitrogen and oxygen physically contacts the
16 metal silicide layer.

17
18 23. Circuitry comprising:
19 a metal silicide layer over a semiconductive substrate; and
20 a substantially inorganic layer comprising silicon, nitrogen and
21 oxygen in physical contact with the metal silicide layer.

1 24. The circuitry of claim 23 wherein the layer comprising
2 silicon, nitrogen and oxygen is over the metal silicide layer, and further
3 comprising a layer of silicon nitride over the layer comprising silicon,
4 nitrogen and oxygen.

5
6 25. The circuitry of claim 23 wherein the layer comprising
7 silicon, nitrogen and oxygen is over the metal silicide layer, and further
8 comprising a layer of silicon nitride over and in physical contact with
9 the layer comprising silicon, nitrogen and oxygen.

10
11 26. The circuitry of claim 23 wherein the layer comprising
12 silicon, nitrogen and oxygen comprises $\text{Si}_x\text{N}_y\text{O}_z\text{:H}$, wherein x is from 0.39
13 to 0.65, y is from 0.02 to 0.56, and z is from 0.05 to 0.33.

14
15 27. A gate stack, comprising:
16 a polysilicon layer over a semiconductive substrate;
17 a metal silicide layer over the polysilicon layer;
18 a layer comprising silicon, oxygen and nitrogen over the metal
19 silicide; and
20 a silicon nitride layer over the layer comprising silicon, oxygen and
21 nitrogen.

1 28. The circuitry of claim 27 wherein the layer comprising
2 silicon, nitrogen and oxygen comprises $\text{Si}_x\text{N}_y\text{O}_z\text{:H}$, wherein x is from 0.39
3 to 0.65, y is from 0.02 to 0.56, and z is from 0.05 to 0.33.
4

5 29. The circuitry of claim 27 wherein the layer comprising
6 silicon, nitrogen and oxygen physically contacts the metal silicide layer.
7

8 30. The circuitry of claim 27 wherein the silicon nitride layer
9 physically contacts the layer comprising silicon, nitrogen and oxygen.
10

11 31. The circuitry of claim 27 wherein the silicon nitride layer
12 physically contacts the layer comprising silicon, nitrogen and oxygen, and
13 the layer comprising silicon, nitrogen and oxygen physically contacts the
14 metal silicide layer.
15
16
17
18
19
20
21
22
23

1 ABSTRACT OF THE DISCLOSURE

2 In one aspect, the invention includes a semiconductor processing
3 method comprising a) forming a metal silicide layer over a substrate;
4 b) depositing a layer comprising silicon, nitrogen and oxygen over the
5 metal silicide layer; and c) while the layer comprising silicon, nitrogen
6 and oxygen is over the metal silicide layer, annealing the metal silicide
7 layer. In another aspect, the invention includes a gate stack forming
8 method, comprising a) forming a polysilicon layer over a substrate; b)
9 forming a metal silicide layer over the polysilicon layer; c) depositing
10 an antireflective material layer over the metal silicide layer; d) forming
11 a silicon nitride layer over the antireflective material layer; e) forming
12 a layer of photoresist over the silicon nitride layer; f)
13 photolithographically patterning the layer of photoresist to form a
14 patterned masking layer from the layer of photoresist; and g)
15 transferring a pattern from the patterned masking layer to the silicon
16 nitride layer, antireflective material layer, metal silicide layer and
17 polysilicon layer to pattern the silicon nitride layer, antireflective
18 material layer, metal silicide layer and polysilicon layer into a gate
19 stack. In yet other aspects, the invention encompasses circuitry and
20 gate stacks.

21
22
23

1/3




FIG. 1
PRIOR ART




FIG. 2
PRIOR ART

2/3




FIG. 2
PRIOR ART




FIG. 3




FIG. 5




FIG. 6

DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Semiconductor Processing Methods, Semiconductor Circuitry, And Gate Stacks, Serial No. 09/146,842, filed September 3, 1998.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statement may jeopardize the validity of the application or any patent issued therefrom.

* * * * *

Full name of inventor: Zhiping Yin

Inventor's Signature: Zhiping Yin

Date: 10/20/98

Residence: Boise, Idaho

Citizenship: China

Post Office Address: 1462 E. Regatta St., Boise, ID 83706

* * * * *

Full name of inventor: Ravi Iyer

Inventor's Signature: Ravi Iyer

Date: 10/27/98

Residence: Boise, Idaho

Citizenship: India

Post Office Address: 5600 S. Fuchsia Ln., Boise, ID 83716

* * * * *

Full name of inventor: Tom Glass

Inventor's Signature: _____

Date: _____

Residence: Boise, Idaho

Citizenship: U.S.

Post Office Address: Duquette Pines, Idaho City, ID 83631

* * * * *

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

Full name of inventor: Zhiping Yin

Inventor's Signature: _____

Date: _____

Residence: Boise, Idaho

Citizenship: China

Post Office Address: 1462 E. Regatta St., Boise, ID 83706

* * * * *

Full name of inventor: Ravi Iyer

Inventor's Signature: _____

Date: _____


Residence: Boise, Idaho

Citizenship: India

Post Office Address: 5600 S. Fuchsia Ln., Boise, ID 83716

* * * * *

Full name of inventor: Thomas R. Glass (TRG)
~~Tom Glass~~

Inventor's Signature: 

Date: 11/13/98

Residence: Idaho City (TRG)
~~Boise, Idaho~~

Citizenship: U.S. (TRG)
P.O. Box AB

Post Office Address: ~~Duquette Pines~~, Idaho City, ID 83631

* * * * *

Full name of inventor: Richard Holscher

Inventor's Signature: Richard Holscher

Date: 10/22/98

Residence: Boise, Idaho

Citizenship: U.S.

Post Office Address: 5651 Nasturtium Pl., Boise, ID 83716

* * * * *

Full name of inventor: Ardavan Niroomand

Inventor's Signature: Ardavan Niroomand

Date: 10/22/98

Residence: Boise, Idaho

Citizenship: Iran

Post Office Address: 4338 S. Rimview, Boise, ID 83705

* * * * *

Full name of inventor: Linda K. Somerville

Inventor's Signature: Linda K. Somerville

Date: 10/22/98

Residence: Boise, Idaho

Citizenship: U.S.

Post Office Address: 8008 W. Scardale Ct., Boise, ID 83704

* * * * *

Full name of inventor: Gurtej S. Sandhu

Inventor's Signature: Gurtej Singh Sandhu

Date: 10/22/98

Residence: Boise, Idaho

Citizenship: U.K.

Post Office Address: 2964 E. Parkriver Drive, Boise, ID 83706

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23